## This Page Is Inserted by IFW Operations and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

## IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

## CLAIMS

1. A method for fabricating semiconductor packages, 1 2 the method comprising: 3 providing a circuit board strip including a plurality of unit circuit boards, each unit circuit board having a 4 plurality of first ball lands formed at a first major 5 surface thereof, a plurality of bond fingers formed at an 6 7 opposite second major surface thereof, vias through the circuit board each electrically connected between a bond 8 finger and a first ball land, and a through hole between the 9 first and second major surfaces; 10 receiving in each through hole a semiconductor chip 11 having a first major surface, and an opposite second major 12 surface provided with a plurality of input/output pads 13 14 thereon, wherein the second major surface of the chip faces in the same direction as the first major surface of the 15 respective circuit board; 16 electrically connecting the input/output pads of each 17 semiconductor chip with associated ones of the bond fingers 18 19 of the respective circuit board; 20 encapsulating the semiconductor chips, and filling the through hole of each unit circuit board of the circuit board 21 22 strip using an encapsulating material; fusing conductive balls on the first ball lands of 23 each unit circuit board; 24 singulating the circuit board strip into semiconductor 25 packages respectively corresponding to the unit circuit 26 27 boards.

1 2. The method of claim 1, wherein the circuit board 2 strip comprises: 3 a main strip including a resin substrate having a substantially rectangular strip shape, a first major surface 4 5 and a second major surface; 6 a plurality of main slots extending to a desired length in a direction transverse to a longitudinal direction 7 of the main strip while being uniformly spaced apart from 8 one another in the longitudinal direction of the main strip, 9 thereby dividing the main strip into a plurality of sub-10 strips aligned together in the longitudinal direction of the 11 12 main strip; 13 a plurality of sub slots extending to a desired length 14 and serving to divide each of the sub-strips into a plurality of strip portions arranged in a matrix array, each 15 of the strip portions corresponding to one of the unit 16 circuit boards having one of the through holes; 17 18 a plurality of first circuit patterns each formed on the first major surface of the resin substrate for an 19 20 associated one of the strip portions and provided with associated ones of the first ball lands; 21 a plurality of second circuit patterns each formed on 22 the second major surface of the resin substrate for an 23 associated one of the strip portions and provided with 24 25 associated ones of the bond fingers; and 26 cover coats respectively coated over the first and second major surfaces of the resin substrate while allowing 27 28 the bond fingers and the ball lands to be exposed 29 therethrough.

- 3. The method of claim 1, wherein the circuit board 1 2 strip comprises: a resin substrate having a substantially rectangular 3 strip shape provided with a first major surface and a second 4 5 major surface; a plurality of slots extending to a desired length and 6 serving to divide each of the resin substrate into a 7 plurality of substrate portions arranged in a matrix array, 8 each of the substrate portions corresponding to one of the 9 unit circuit boards having one of the through holes; 10 a plurality of first circuit patterns each formed on 11 the first major surface of the resin substrate for an 12 associated one of the strip portions and provided with 13 associated ones of the first ball lands; a plurality of second circuit patterns each formed on 15 the second major surface of the resin substrate for an 16 associated one of the strip portions and provided with 17 associated ones of the bond fingers; and 18 19 cover coats respectively coated over the first and second major surfaces of the resin substrate while allowing 20 the bond fingers and the ball lands to be exposed 21 22 therethrough.
- 4. The method of claim 1, further comprising attaching one or more closure members to the first surface of the substrate strip so that each through hole is covered thereby prior to receiving the semiconductor chip in the respective through hole.

- 5. The method of claim 2, further comprising:
- 2 attaching a plurality of closure members to the first
- 3 major surface of the circuit board strip in such a fashion
- 4 that the closure members simultaneously cover associated
- 5 ones of the through holes, prior to the step of receiving
- 6 the semiconductor chips in the through holes.
- 1 6. The method according to claim 3, further comprising
- 2 the step of:
- 3 attaching a plurality of closure members to the first
- 4 major surface of the circuit board strip in such a fashion
- 5 that the closure members simultaneously cover associated
- 6 ones of the through holes, prior to the step of receiving
- 7 the semiconductor chips in the through holes.
- 7. The method according to claim 5, wherein attaching
- 2 the closure member comprises:
- 3 preparing closure member strips each having closure
- 4 members for an associated one of the sub-strips; and
- 5 individually attaching the closure member strips to
- 6 the sub-strips, respectively, in such a fashion that each of
- 7 the closure member strips is arranged to cover the main slot
- 8 formed at one side of an associated one of the sub-strips.
- 8. The method according to claim 5, wherein attaching
- 2 the closure member comprises:
- 3 preparing a single closure member strip having closure
- 4 members for all sub-strips of the circuit board strip while
- 5 having small singulation apertures at a region corresponding

- 6 to each of the main slots; and
- 7 attaching the closure member strip to the main strip
- 8 in such a fashion that the closure member strip is arranged
- 9 to allow each of the small singulation apertures to be
- 10 aligned with an associated one of the main slots.
- 9. The method of claim 4, wherein the one or more
- 2 closure members are removed after encapsulating the
- 3 semiconductor chips.
- 1 10. The method of claim 5, wherein the closure members
- 2 are removed after encapsulating the semiconductor chips.
- 1 ll. The method of claim 6, wherein the closure members
- 2 are removed after encapsulating the semiconductor chips.
- 1 12. The method of claim 7, wherein the closure members
- 2 are removed after encapsulating the semiconductor chips by
- 3 inserting a bar into one or more of the main slots in a
- 4 direction from the second major surface of the circuit board
- 5 strip to the first major surface of the second board strip,
- 6 thereby detaching an associated one of the closure members
- 7 from the circuit board strip at one side of the associated
- 8 closure member.

- 1 13. The method of claim 8, wherein the closure members
- 2 are removed after encapsulating the semiconductor chips by
- 3 inserting a bar into one or more of the main slots in a
- 4 direction from the second major surface of the circuit board
- 5 strip to the first major surface of the second board strip,
- 6 thereby detaching an associated one of the closure members
- 7 from the circuit board strip at one side of the associated
- 8 closure member.
- 1 14. The method of to claim 4, wherein each closure
- 2 member is selected from the group consisting of an
- 3 insulating tape, an ultraviolet tape, and a copper layer.
- 1 15. The method of claim 5, wherein each of the closure
- 2 members is selected from the group consisting of an
- 3 insulating tape, an ultraviolet tape, and a copper layer.
- 1 16. The method of claim 6, wherein each of the closure
- 2 members is selected from the group consisting of an
- 3 insulating tape, an ultraviolet tape, and a copper layer.
- 1 17. The method of claim 4, wherein a unitary body of
- 2 encapsulant material covers the second major surface of all
- 3 of the unit circuit boards of the circuit board strip.

- 1 18. The method according to claim 5, wherein a unitary
- 2 body of encapsulant material covers the second major surface
- 3 of all of the unit circuit boards of the circuit board
- 4 strip.
- 1 19. The method according to claim 6, wherein a unitary
- 2 body of encapsulant material covers the second major surface
- 3 all of the unit circuit boards of the circuit board strip.
- 1 20. The method according to claim 17, wherein
- 2 singulating the circuit board strip is carried out in such a
- 3 fashion that the encapsulant material and the circuit board
- 4 strip are simultaneously split.
- 1 21. The method according to claim 18, wherein
- 2 singulating the circuit board strip is carried out in such a
- 3 fashion that the encapsulant material and the circuit board
- 4 strip are simultaneously split.
- 1 22. The method according to claim 19, wherein
- 2 singulating the circuit board strip is carried out in such a
- 3 fashion that the encapsulant material and the circuit board
- 4 strip are simultaneously split.
- 1 23. The method of claim 1, wherein encapsulating the
- 2 circuit board strip comprises:

- 3 interposing the circuit board strip between a pair of
- 4 mold dies, one of which has cavities and gates, in such a
- 5 fashion that the second major surface of each of the
- 6 semiconductor chips faces an associated cavity and a gate
- 7 into the cavity; and
- 8 injecting the encapsulating material into each of the
- 9 cavities through the associated gate in such a fashion that
- 10 it flows outwardly from a central portion of the second
- 11 major surface of the associated semiconductor chip along the
- 12 second major surface.
- 1 24. The method of claim 2, wherein the encapsulating
- 2 the circuit board strip comprises:
- 3 interposing the circuit board strip between a pair of
- 4 mold dies, one of which has cavities and gates, in such a
- 5 fashion that the second major surface of each of the
- 6 semiconductor chips faces an associated cavity and a gate
- 7 into the cavity; and
- 8 injecting the encapsulating material into each of the
- 9 cavities through the associated gate in such a fashion that
- 10 it flows outwardly from a central portion of the second
- 11 major surface of the associated semiconductor chip along the
- 12 second major surface.
- 1 25. The method of claim 4, wherein the encapsulating
- 2 the circuit board strip comprises:
- 3 interposing the circuit board strip between a pair of
- 4 mold dies, one of which has cavities and gates, in such a
- 5 fashion that the second major surface of each of the
- 6 semiconductor chips faces an associated cavity and a gate

- 7 into the cavity; and
- 8 injecting the encapsulating material into each of the
- 9 cavities through the associated gate in such a fashion that
- 10 it flows outwardly from a central portion of the second
- 11 major surface of the associated semiconductor chip along the
- 12 second major surface, fills the through hole, and contacts
- 13 the closure member.
- 1 26. The method of claim 9, wherein the encapsulating
- 2 the circuit board strip comprises:
- 3 interposing the circuit board strip between a pair of
- 4 mold dies, one of which has cavities and gates, in such a
- 5 fashion that the second major surface of each of the
- 6 semiconductor chips faces an associated cavity and a gate
- 7 into the cavity; and
- 8 injecting the encapsulating material into each of the
- 9 cavities through the associated gate in such a fashion that
- 10 it flows outwardly from a central portion of the second
- 11 major surface of the associated semiconductor chip along the
- 12 second major surface, fills the through hole, and contacts
- 13 the closure member.
- 1 27. The method of claim 1, wherein each unit circuit
- 2 board of the circuit board strip is further provided with a
- 3 plurality of second ball lands at the second major surface
- 4 thereof.
- 1 28. The method of claim 2, wherein each unit circuit
- 2 board of the circuit board strip is further provided with a

- 3 plurality of second ball lands at the second major surface
- 4 thereof.
- 1 29. The method of claim 3, wherein each unit circuit
- 2 board of the circuit board strip is further provided with a
- 3 plurality of second ball lands at the second major surface
- 4 thereof.
- 1 30. The method of claim 27, further comprising fusing
- 2 a plurality of conductive balls on the second ball lands.
- 1 31. The method of claim 28, further comprising fusing
- 2 a plurality of conductive balls on the second ball lands.
- 32. The method of claim 29, further comprising fusing
- 2 a plurality of conductive balls on the second ball lands.
- 1 33. The method of claim 4, wherein each unit circuit
- 2 board of the circuit board strip is further provided with a
- 3 plurality of second ball lands at the second major surface
- 4 thereof.
- 1 34. The method of claim 33, wherein the one or more
- 2 closure members are removed after encapsulating the
- 3 semiconductor chips.

- 35. The method of claim 34, further comprising fusing
- 2 a plurality of conductive balls on the second ball lands.